

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG/Memory	3,4 5,6 7
CPU-Power,CPU-GND	8,9
DDRIV X8	10,11,12,13,14,15
PCH-LPC/HDA/RTC/MISC/SPI	16
PCH-DMI/PCIE/USB/SATA	17
PCH-CLK/GPIO	18
PCH-POWER/GND	19,20
PCH Strap	21
Dual BIOS	22
PCIESLOT	23,24,25,26
SIO-NTC6779D/PS2	27,28
FAN CONTROLLOR	29,30
CLK BUFFER CLK_GEN	31,32
ALC1150	34,35
LAN E2205	36
USB PART	37---41
SATA Connector	42,43
Rear/Front USB2.0/USB3 Connector	44,46,47
ACPI Controller UPI	48
CPU Power-ISL6388	49
CPU Power -ISL6611	50
CPU Power -MOS	51,52
DDR Power	53,54,55,56
PCH Power	57,58
ATX F_Panel/EMI/TPM	59
XDP / Manual Parts	60

# MS-7885

## Haswell-E Platform

ATX

Ver: 31

CPU:

System Chipset:

Haswell-E

Wellsburg

Onboard Chip:

HD Audio Codec:ALC1150

LAN-Killer E2205

SIO:NTC6792D

Dual Flash ROM: SPI 64 MB X2

Main Memory:

DDRIV (1666MHz) \* 8 (Dual Channel)

ACPI:

PWM:

UPI

VRD12.5 -ISL6388

Expansion Slots:

Other:

PCI Express (X16) Slot \* 2

SATA-EX \*1

PCI Express (X8) Slot \* 1

SATA3.0 \*8


PCI Express (X1 ) Slot \* 5

USB2.0 \*8

REAL USB3.0 \*8





FRONT USB3.0 \*2

MS-7885 Block Diagram



## CPU-CLK/Control/MISC

OR:R278 REMOVED



PROC_ID	+VCCIO_IN
0	0.95V
1	1.05V



**MICRO-STAR INT'L CO.,LTD**

MS-7885


Size Custom	Document Description <b>CPU-CLK/Control/MISC</b>	Rev 10
Date: Thursday, July 03, 2014		Sheet 3 of 64

Vinafix

## CPU-DMI / PEG

CPU1F


## HASWELL-E



CZIF-SOCKET2011-RH-5

CPU1G

## HASWELL-E



CZIF-SOCKET2011-RH-5




MICRO-STAR INT'L CO.,LTD


MS-7885

Size	Document Description	Rev
Custom	CPU-DMI/PEG	10
Date:	Thursday, July 03, 2014	Sheet 4 of 64


## CPU-Memory0/1



CZIF-SOCKET2011-RH-5



CZIF-SOCKET2011-RH-5




MICRO-STAR INT'L CO.,LTD

MS-7885

Size	Document Description	Rev
Custom	CPU-Memory0/1	10
Date: Thursday, July 03, 2014	Sheet 5 of 64	

## CPU-Memory2/3



MICRO-STAR INT'L CO.,LTD

MS-7885

Size	Document Description	Rev
Custom	CPU-Memory2/3	10
Date: Thursday, July 03, 2014	Sheet 6 of 64	



## CPU-QPI/RESERVE

CPU1I

## HASWELL-E

<del>BN47</del>	QPI0_DRX_DP[19]	QPI0_DTX_DP[19]	<del>CE49</del>
<del>BM48</del>	QPI0_DRX_DP[18]	QPI0_DTX_DP[18]	<del>CE51</del>
<del>BC49</del>	QPI0_DRX_DP[17]	QPI0_DTX_DP[17]	<del>CE52</del>
<del>BN49</del>	QPI0_DRX_DP[16]	QPI0_DTX_DP[16]	<del>CD50</del>
<del>BM50</del>	QPI0_DRX_DP[15]	QPI0_DTX_DP[15]	<del>CD48</del>
<del>BN51</del>	QPI0_DRX_DP[14]	QPI0_DTX_DP[14]	<del>CE47</del>
<del>BM52</del>	QPI0_DRX_DP[13]	QPI0_DTX_DP[13]	<del>BY50</del>
<del>BL53</del>	QPI0_DRX_DP[12]	QPI0_DTX_DP[12]	<del>BY48</del>
<del>BM54</del>	QPI0_DRX_DP[11]	QPI0_DTX_DP[11]	<del>CA51</del>
<del>BL55</del>	QPI0_DRX_DP[10]	QPI0_DTX_DP[10]	<del>CD46</del>
<del>BM56</del>	QPI0_DRX_DP[9]	QPI0_DTX_DP[9]	<del>BV56</del>
<del>BE57</del>	QPI0_DRX_DP[8]	QPI0_DTX_DP[8]	<del>BU57</del>
<del>BE58</del>	QPI0_DRX_DP[7]	QPI0_DTX_DP[7]	<del>BU52</del>
<del>BE59</del>	QPI0_DRX_DP[6]	QPI0_DTX_DP[6]	<del>BV48</del>
<del>BE64</del>	QPI0_DRX_DP[5]	QPI0_DTX_DP[5]	<del>BU58</del>
<del>BE66</del>	QPI0_DRX_DP[4]	QPI0_DTX_DP[4]	<del>BU55</del>
<del>BE55</del>	QPI0_DRX_DP[3]	QPI0_DTX_DP[3]	<del>BV54</del>
<del>BE53</del>	QPI0_DRX_DP[2]	QPI0_DTX_DP[2]	<del>BU53</del>
<del>BH52</del>	QPI0_DRX_DP[1]	QPI0_DTX_DP[1]	<del>BV52</del>
<del>BJ51</del>	QPI0_DRX_DP[0]	QPI0_DTX_DP[0]	<del>BV59</del>
<del>BR47</del>	QPI0_DRX_DN[19]	QPI0_DTX_DN[19]	<del>CG49</del>
<del>BP48</del>	QPI0_DRX_DN[18]	QPI0_DTX_DN[18]	<del>CG51</del>
<del>BR49</del>	QPI0_DRX_DN[17]	QPI0_DTX_DN[17]	<del>CE50</del>
<del>BP50</del>	QPI0_DRX_DN[16]	QPI0_DTX_DN[16]	<del>CF48</del>
<del>BR51</del>	QPI0_DRX_DN[15]	QPI0_DTX_DN[15]	<del>CG47</del>
<del>BP52</del>	QPI0_DRX_DN[14]	QPI0_DTX_DN[14]	<del>CA48</del>
<del>BR53</del>	QPI0_DRX_DN[13]	QPI0_DTX_DN[13]	<del>CA47</del>
<del>BP54</del>	QPI0_DRX_DN[12]	QPI0_DTX_DN[12]	<del>BY52</del>
<del>BR55</del>	QPI0_DRX_DN[11]	QPI0_DTX_DN[11]	<del>CF46</del>
<del>BP56</del>	QPI0_DRX_DN[10]	QPI0_DTX_DN[10]	<del>BW49</del>
<del>BS57</del>	QPI0_DRX_DN[9]	QPI0_DTX_DN[9]	<del>BV56</del>
<del>BF58</del>	QPI0_DRX_DN[8]	QPI0_DTX_DN[8]	<del>BW52</del>
<del>BH50</del>	QPI0_DRX_DN[7]	QPI0_DTX_DN[7]	<del>BW47</del>
<del>BH54</del>	QPI0_DRX_DN[6]	QPI0_DTX_DN[6]	<del>BV58</del>
<del>BH56</del>	QPI0_DRX_DN[5]	QPI0_DTX_DN[5]	<del>BV55</del>
<del>BG55</del>	QPI0_DRX_DN[4]	QPI0_DTX_DN[4]	<del>BV54</del>
<del>BG53</del>	QPI0_DRX_DN[3]	QPI0_DTX_DN[3]	<del>BW59</del>
<del>BG52</del>	QPI0_DRX_DN[2]	QPI0_DTX_DN[2]	<del>BW51</del>
<del>BG51</del>	QPI0_DRX_DN[1]	QPI0_DTX_DN[1]	<del>BW49</del>
<del>BG51</del>	QPI0_DRX_DN[0]	QPI0_DTX_DN[0]	<del>BW49</del>
<del>BK58</del>	QPI0_CLKRX_DP	QPI0_CLKTX_DP	<del>CD44</del>
<del>BM58</del>	QPI0_CLKRX_DN	QPI0_CLKTX_DN	<del>CF44</del>

CZIF-SOCKET2011-RH-5

CPU1J


## HASWELL-E

<del>CC55</del>	QPI1_DRX_DP[19]	QPI1_DTX_DP[19]	<del>CT44</del>
<del>CD56</del>	QPI1_DRX_DP[18]	QPI1_DTX_DP[18]	<del>CT46</del>
<del>CD54</del>	QPI1_DRX_DP[17]	QPI1_DTX_DP[17]	<del>CT48</del>
<del>CL55</del>	QPI1_DRX_DP[16]	QPI1_DTX_DP[16]	<del>DB52</del>
<del>CM56</del>	QPI1_DRX_DP[15]	QPI1_DTX_DP[15]	<del>DE51</del>
<del>CT58</del>	QPI1_DRX_DP[14]	QPI1_DTX_DP[14]	<del>CU47</del>
<del>CU57</del>	QPI1_DRX_DP[13]	QPI1_DTX_DP[13]	<del>DB50</del>
<del>CV56</del>	QPI1_DRX_DP[12]	QPI1_DTX_DP[12]	<del>DE49</del>
<del>CU55</del>	QPI1_DRX_DP[11]	QPI1_DTX_DP[11]	<del>CU48</del>
<del>CP54</del>	QPI1_DRX_DP[10]	QPI1_DTX_DP[10]	<del>DB48</del>
<del>CR53</del>	QPI1_DRX_DP[9]	QPI1_DTX_DP[9]	<del>DC47</del>
<del>CT52</del>	QPI1_DRX_DP[8]	QPI1_DTX_DP[8]	<del>CU43</del>
<del>CL51</del>	QPI1_DRX_DP[7]	QPI1_DTX_DP[7]	<del>DD48</del>
<del>CK50</del>	QPI1_DRX_DP[6]	QPI1_DTX_DP[6]	<del>DC45</del>
<del>CL49</del>	QPI1_DRX_DP[5]	QPI1_DTX_DP[5]	<del>CT42</del>
<del>CK48</del>	QPI1_DRX_DP[4]	QPI1_DTX_DP[4]	<del>DD44</del>
<del>CL47</del>	QPI1_DRX_DP[3]	QPI1_DTX_DP[3]	<del>CU43</del>
<del>CL45</del>	QPI1_DRX_DP[2]	QPI1_DTX_DP[2]	<del>DD42</del>
<del>CK44</del>	QPI1_DRX_DP[1]	QPI1_DTX_DP[1]	<del>DC41</del>
<del>CK44</del>	QPI1_DRX_DP[0]	QPI1_DTX_DP[0]	<del>DC41</del>
<del>CE55</del>	QPI1_DRX_DN[19]	QPI1_DTX_DN[19]	<del>CV44</del>
<del>CE56</del>	QPI1_DRX_DN[18]	QPI1_DTX_DN[18]	<del>CV46</del>
<del>CE54</del>	QPI1_DRX_DN[17]	QPI1_DTX_DN[17]	<del>CV48</del>
<del>CL55</del>	QPI1_DRX_DN[16]	QPI1_DTX_DN[16]	<del>DD52</del>
<del>CK56</del>	QPI1_DRX_DN[15]	QPI1_DTX_DN[15]	<del>DC51</del>
<del>CP58</del>	QPI1_DRX_DN[14]	QPI1_DTX_DN[14]	<del>CV47</del>
<del>CR57</del>	QPI1_DRX_DN[13]	QPI1_DTX_DN[13]	<del>DD50</del>
<del>CT56</del>	QPI1_DRX_DN[12]	QPI1_DTX_DN[12]	<del>DC49</del>
<del>CR55</del>	QPI1_DRX_DN[11]	QPI1_DTX_DN[11]	<del>CU46</del>
<del>CT54</del>	QPI1_DRX_DN[10]	QPI1_DTX_DN[10]	<del>DD48</del>
<del>CU53</del>	QPI1_DRX_DN[9]	QPI1_DTX_DN[9]	<del>DE47</del>
<del>CV52</del>	QPI1_DRX_DN[8]	QPI1_DTX_DN[8]	<del>CV43</del>
<del>CL51</del>	QPI1_DRX_DN[7]	QPI1_DTX_DN[7]	<del>DB48</del>
<del>CM50</del>	QPI1_DRX_DN[6]	QPI1_DTX_DN[6]	<del>DE45</del>
<del>CN49</del>	QPI1_DRX_DN[5]	QPI1_DTX_DN[5]	<del>CV42</del>
<del>CM48</del>	QPI1_DRX_DN[4]	QPI1_DTX_DN[4]	<del>DB44</del>
<del>CN47</del>	QPI1_DRX_DN[3]	QPI1_DTX_DN[3]	<del>DE43</del>
<del>CM46</del>	QPI1_DRX_DN[2]	QPI1_DTX_DN[2]	<del>CV42</del>
<del>CN45</del>	QPI1_DRX_DN[1]	QPI1_DTX_DN[1]	<del>DB42</del>
<del>CM44</del>	QPI1_DRX_DN[0]	QPI1_DTX_DN[0]	<del>DE41</del>
<del>CL53</del>	QPI1_CLKRX_DP	QPI1_CLKTX_DP	<del>DB54</del>
<del>CL53</del>	QPI1_CLKRX_DN	QPI1_CLKTX_DN	<del>CV54</del>

CZIF-SOCKET2011-RH-5

CPU1H

## HASWELL-E



CZIF-SOCKET2011-RH-5

Vinafix.com



MICRO-STAR INT'L CO.,LTD

MS-7885

Size	Document Description	Rev
Custom	CPU-QPI/RESERVE	10
Date:	Thursday, July 03, 2014	Sheet 7 of 64












## DDR IV DIMM5/6



<b>MICRO-STAR INT'L CO.,LTD</b>			
<b>MS-7885</b>			
Size Custom	Document Description <b>DDR IV DIMM5/6</b>	Rev 30	
Date: Thursday, July 03, 2014		Sheet 12	of 64



















SMB\_DATA\_MEXP1\_S\_R456  

LT DEBUG MODE ENABLE

HIGH: NORMAL MODE (DEFAULT)

LOW : LT DEBUG MODE











SMB DATA MEXPO S R460  X 10K/4 

ADR TIMER HOLD OFF (DEFENSIVE)



NOTE: EXT PU ON SMB

HIGH: NORMAL MODE (DEFAULT)



LOW : ADR TIMER HOLD OFF









The negative min timing implies that DRAMPWROK must either fall before SLP\_S4# or within 100 ns after it.



## CHECK LIST



## CHECK LIST



when pull up one resistor need pull up 2K

**SMBCLK VCC** **R528** 2.2K/4

**SMBDATA VCC** **R506** 2.2K/4

crb 8.2K

**SMBCLK VSB** **R527** X 2.2K/4

**SMBDATA VSB** **R520** X 2.2K/4




**MICRO-STAR INT'L CO.,LTD**


MS-7885

Size Custom	Document Description <b>PCH-LPC/HDA/RTC/MISC/SPI</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 16 of 64



PCH-DMI / PCIE / USB / SATA



USB0,1	USB2,3	USB4,5	no using	via USB controller	USB3_SM11	usb10,11 usb12,13
OC0#	OC1#	OC2#	OC3#	OC4#	OC5#	OC6#
supper charge	FUSB_VCC2	AMP_PWR		5V_RUSB1 5V_RUSB5 5V_RUSB6		FUSB_VCC1



Vinafix




	GPI016	GPI049
0	PCIE	PCIE
1	SATA	SATA
	(Default)	










MICRO-STAR INT'L CO.,LTD		
MS-7885		
Size	Document Description	Rev
Custom	PCH-DMI/PCIE/USB/SATA	30
Date: Thursday, July 03, 2014		Sheet 17 of 64



PCH-CLK/GPIO



Programmable output clock  
to 33/48MHZ




CHECK LIST





INTEGRATED CLOCK ENABLE





HIGH: DISABLE  
LOW: ENABLE

		MICRO-STAR INT'L CO.,LTD	
		MS-7885	
Size	Document Description	Rev	
Custom	PCH-CLK/GPIO	30	
Date:	Thursday, July 03, 2014	Sheet	18 of 64

## +VCCIO\_IN:0.004A






MICRO-STAR INT'L CO.,LTD

MS-7885

Size	Document Description	Rev
Custom	PCH-GND	30
Date: Thursday, July 03, 2014		Sheet 20 of 64



## PCH Strap/Clear CMOS



### DMI RX Termination




This signal has a weak internal pull-down.  
This signal only take effect if DMI is configured in AC-coupled mode.  
0 = DMI RX is terminated to VSS.  
1 = option not supported.




TLS CONFIDENTIALITY ENABLE STRAP  
HIGH :TLS CONFIDENTIALITY ENABLE (DEFAULT)  
LOW : RING OSCILLATOR BYPASS  
LOW :TLS CONFIDENTIALITY DISABLE

### DMI TX TERMINATION (DEFENSIVE)



This signal has a weak internal pull-down.  
This signal only takes effect if DMI is configured in DC-coupled mode.  
0 = DMI TX is terminated to VSS.  
1 = DMI TX is terminated to VCC/2.



HIGH (1-2):SECURITY MEASURES OVERRIDEN  
LOW (0-1) : SECURITY PER FLASH DESCRIPTOR (DEFAULT)

### DEEP SLEEP WELL ON-DIE VRM ENABLE



HIGH: ENABLE (INTERNAL SUPPLY) (DEFAULT)  
LOW: DISABLE (EXTERNAL SUPPLY)

NO REBOOT OPTION STRAP  
LOW : REBOOT  
HIGH: NO-REBOOT




### INTEGRATED SUS 1.05V VRM ENABLE



HIGH: ENABLE (INTERNAL SUPPLY) (DEFAULT)  
LOW: DISABLE (EXTERNAL SUPPLY)

### PLL ON-DIE VR ENABLE



HIGH :PLL ON-DIE VR ENABLE. INT PU. (DEFAULT)  
LOW :PLL ON-DIE VR DISABLE

### Top-Block Swap Override





### DMI AC Coupling




0= Configures DMI for AC coupling mode.  
1 = Configures DMI for DC coupling mode.

### CHECK LIST

## RTC and CLR\_CMOS



**LED LIGHTING RULE**  
S0/S3/S4 : LED OFF  
S5 : LED ON



16 PCH\_SPI\_CS0# << PCH\_SPI\_CS0#


16 PCH\_SPI\_MOSI << PCH\_SPI\_MOSI

16 PCH\_SPI\_MISO << PCH\_SPI\_MISO

16 PCH\_SPI\_CLK << PCH\_SPI\_CLK

16 PCH\_SPI\_IO2 << PCH\_SPI\_IO2


16 PCH\_SPI\_IO3 << PCH\_SPI\_IO3





SPI\_SW\_SEL R1057 0R/4 PCH\_PWROK\_R << PCH\_PWROK\_R 16,27,49

### SPI DEBUG PROT

Close to SPI ROM



Part Number: N31-2061341-H06




### SPI FLASH ROM

Place close to SB.


\*SPI\_CLK & SPI\_MOSI must be length matched to within 500mils.  
\*SPI\_CLK & SPI\_CS# must be length matched to within 500mils.

### OPTION BIOS

HW MODE





### BIOS MODE



\* if you not support Standby power in S5 Status, component "MULTI\_BIOS\_SWITCH1.B(PIN B)"  
" Pull-high to +12V & Q12/Q13 MOS select 2N7002



\* if you support Standby power in S5 Status(Ex; PCH is B75 Chipset) ,  
component "MULTI\_BIOS\_SWITCH1.B(PIN B)" pull-igh to ATX\_5VSB, component Q12/Q13 must  
select "Vth" under 1V (Component Suggestion as below )

D03-0341409-A68 / D03-0230019-A30









MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size	Document Description	Rev	
Custom	Dual BIOS	30	
Date:	Thursday, July 03, 2014	Sheet	22 of 64


# PCIE1(X16) & PCIE2(X1) slots



# PCIE5(X8) /PCIE3415





PCIE3(X1) & PCIE4(X16) Slots




# PCIE6(X8) Slots

23,24,25 SMBCLK\_VSB\_R  
23,24,25 SMBDATA\_VSB\_R










FOR DETECT HAVE M2 SATA CARD





when PE6 and m2\_pcie plug on ,but PE6 on first




# SIO-NTC6792D/PS2




## PS2 KEYBOARD & MOUSE CONNECTOR




## HW Monitor - Voltage




## MSI\_LED





## Type E : 4 PIN CPU FAN FROM SIO (Smart Fan/PWM MODE )(FOR NCT6776/5533)



## Type F : 4 PIN SYSTEM FAN FROM SIO (Smart Fan/PWM MODE )(FOR NCT6776/5533)



**Type F : 4 PIN SYSTEM FAN FROM SIO (Smart Fan/PWM MODE )(FOR NCT6776/5533)**






**MICRO-STAR INT'L CO.,LTD**

MS-7885

Size Custom	Document Description <b>FAN CONTROLLOR-2</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 30 of 64

CLK Buffer\_9DB433




**MICRO-STAR INT'L CO.,LTD**


MS-7885

Size Custom	Document Description <b>CLK Buffer_9DB433</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 31 of 64



SIO 6792 , GPIO13  
default low , active high




#### JTAG for SW DEBUG




#### CONNECT






#### CLK GEN-IDT5P49V5901

















if remove front OP need add front\_line\_REF




audio de-pop circuit



ESD protect  
D0G-2950500-SI0  
D0G-3010510-I05

Close to Front panel  
For HDA/AC97 front cable.




AUDIO MOAT NEED 40MIL


MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size	Document Description	Rev	
Custom	AUDIO ALC1150 PART2	30	
Date:	Thursday, July 03, 2014	Sheet	35 of 64






# 5VDUAL\_USB - uP7501




## USB POWER PORT 0 For USB Charging



## USB POWER PORT 1 For USB Charging




Switch Control Bit  
0 = autodetection charger identification active  
1 = charging downstream port with active USB2.0 data communication mode with 1.5A support




Vinafix

MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size Custom	Document Description USB CHARGE_SLG55593A		Rev 30
Date: Thursday, July 03, 2014	Sheet	37	of 64

## EEPROM











## 1.05V core Power






Size Custom	Document Description <b>VL805-USB30-4PORT</b>	Rev 30
Date: Thursday, July 03, 2014	Sheet 38 of 64	













### ESD Protection NEAR CONNECTOR




### Rear USB3 CONN

Important--  
 If USB3.0 signal connect to front pin header,  
 please must less than 0.6 inch, short trace  
 has better eye diagram with some bad fly cable by SI customer.







## SATA 6G PORT 0.1





## SATA 6G PORT 2.3




## SATA 6G PORT 67




## SATA 6G PORT 8.9



SATA\_EX\_SEL:  
0: NONE  
1: sata\_ex ON



M.2\_SEL\_SW\_SEL:  
0: to m2  
1: to sata\_ex






MICRO-STAR INT'L CO.,LTD


MS-7885

Size	Document Description	Rev
Custom	SATA Connector	30
Date: Thursday, July 03, 2014	Sheet 43 of 64	



### USB3.0 Connector



## MP1495 USB Power



## REAR USB PORT POWER



**MICRO-STAR INT'L CO.,LTD**

MS-7885





Size Custom	Document Description <b>USB3.0 Connector</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 44 of 64










# FRONT USB30 PORT 0,1,4,5

## USB3.0 FRONT



# FRONT USB30 PORT 0,1,4,5

## USB3.0 FRONT




MICRO-STAR INT'L CO.,LTD


MS-7885

Size	Document Description	Rev
Custom	USB3.0 FRONT	30
Date: Thursday, July 03, 2014	Sheet 46 of 64	


## USB POWER




## PS2 POWER






## REAR USB PORT POWER





## USB MODE





### REAR USB PORT 8,9 (With PS2)



## FRONT USB PORT 10.11



**FRONT USB PORT 12,13**




**MICRO-STAR INT'L CO.,LTD**


MS-7885

Size Custom	Document Description <b>Rear/Front USB2.0</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 47 of 64

## 5VDIMM FOR DDR01




## 5VDIMM FOR DDR23




## VOLTAGE CONSOLE


0x2A:RL=10K,RH=OPEN




0x20:RL=OPEN,RH=10K




0x24:RL=3K,RH=2.2K



## 3VSB











## 3VA





MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size	Document Description	Rev	
Custom	ACPI controller UPI	10	
Date: Thursday, July 03, 2014	Sheet	48	of 64

CPU Power-ISL6388 6Phase  
VCCP\_1.8V 180A, OC margin 2.5V=240A  
OCP:348.8A for 8Phase






















Vinafix



DDR Power1-PV3203-2-Phase

DDR3\_1.2V 12.2A, OC margin=44A

OCP:66A for 2Phase










I<sub>max</sub>: 12.2A

1.2V±0.06V  
max 1.5V JESD79 DDR4 SPEC



MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size	Document Description	Rev	
Custom	DDR Power1-PV3201-2-Phase	30	
Date:	Thursday, July 03, 2014	Sheet	53 of 64

## OCP:66A for 2Phase







$$I_{in\ ripple} = 5.21A$$


MS-7885

Size Custom	Document Description <b>DDR Power2-PV3201-2-Phase</b>	Rev 30
Date: Thursday, July 03, 2014		Sheet 54 of 64

4DIMM :1.2A FOR DDR VTT

4DIMM :3A FOR OC margin







# PCH Power:1.05V



## PCH Core 6.504A

### OCP calculate:

$$(20\text{mA} * R_{\text{ocs}}) / 4 * R_{\text{ds-on}} = \text{IOCP}$$



$$(20\text{mA} * 12.1\text{K}) / 4 * 4\text{mohm} = 15.5\text{A}$$

MAX 10A  
ILIMIT=10A~12A 約6




6A

Waitting PCH\_1P05 Ready




PCH: 250mA



PCH\_VCC3  
Imax: 0.133A

MICRO-STAR INT'L CO.,LTD			
MS-7885			
Size	Document Description	Rev	
Custom	PCH Power -UP1741P	10	
Date:	Thursday, July 03, 2014	Sheet	57 of 64

**VCCIO\_IN\_1.05V 431mA, OC margin 1.6V=1A**



PROC_ID	+VCCIO_IN
0	0.95V
1	1.05V

Vinafix.com




ATX\_5VSB


R1002  
4.7K4

LED7  
LED\_BLUE,20mA

for epson



# Mounting Holes



Size Custom	Document Description <b>XDP / Manual Parts</b>	Rev 30
Date: Friday, July 04, 2014		Sheet 60 of 64